#### **General Description**

The MAX9181 is an LVPECL-to-LVDS level translator that accepts a single LVPECL input and translates it to a single LVDS output. It is ideal for interfacing between LVPECL and LVDS interfaces in systems that require minimum jitter, noise, power, and space.

Ultra-low, 23psp-p added deterministic jitter and 0.6ps<sub>RMS</sub> added random jitter ensure reliable communication in high-speed links that are highly sensitive to timing errors, especially those incorporating clock-anddata recovery, PLLs, serializers, or deserializers. The MAX9181's switching performance guarantees a 400Mbps data rate, but minimizes radiated noise by guaranteeing 0.5ns minimum output transition time.

The MAX9181 operates from a single 3.3V supply and consumes only 10mA supply current over a -40°C to +85°C temperature range. It is available in a tiny 6-pin SC70 package (half the size of a SOT23). Refer to the MAX9180 data sheet for a low-jitter, low-noise LVDS repeater in an SC70 package.

Digital Cross-Connects Add/Drop Muxes Network Switches/Routers Cellular Phone Base Stations DSLAMs Multidrop Buses

IN-

#### -40°C to Power-Down Mode iny 6-pin er to the se LVDS


#### Features

- Tiny SC70 Package
- Ultra-Low Jitter
  23psp-p Added Deterministic Jitter (2<sup>23</sup>- 1 PRBS)
   0.6ps<sub>RMS</sub> Added Random Jitter
- 0.5ns (min) Transition Time Minimizes Radiated Noise
- ♦ 400Mbps Guaranteed Data Rate
- Low 10mA Supply Current
- ♦ Conforms to ANSI/EIA/TIA-644 LVDS Standard
- High-Impedance Inputs and Outputs in Power-Down Mode

#### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	top Mark	
MAX9181EXT-T	-40°C to +85°C	6 SC70-6	ABI	

#### **Pin Configuration**



#### 

LVPECL DRIVER 3.31

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

#### \_\_\_\_

OUT+

0UT- SIGNALS

Typical Operating Circuit

Vcc

MIXIM

MAX9181

GND

**Applications** 

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND	0.3V to +4.0V
IN+, IN- to GND	
OUT+, OUT- to GND	-0.3V to +4.0V
Short-Circuit Duration (OUT+, OUT-)	Continuous
Continuous Power Dissipation ( $T_A = +70^{\circ}$	°C)
6-Pin SC70 (derate 3.1mW/°C above +	-70°C)245mW

Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
ESD Protection	
Human Body Model, IN+, IN-, OUT+,	OUT±8kV
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 3.0V \text{ to } 3.6V, R_L = 100\Omega \pm 1\%, |V_{ID}| = 0.05V \text{ to } V_{CC}, V_{CM} = |V_{ID} / 2| \text{ to } V_{CC} - |V_{ID} / 2|, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{CC} = 3.3V, T_A = +25^{\circ}C.)$  (Notes 1, 2)

PARAMETER	SYMBOL		CONDITIONS	MIN	ТҮР	MAX	UNITS
LVPECL INPUT	•			•			
Differential Input High Threshold	V <sub>TH</sub>				7	50	mV
Differential Input Low Threshold	V <sub>TL</sub>			-50	-7		mV
Input Resistor	R <sub>IN</sub>	Figure 1		360	1328		kΩ
		IN+ = 3.6V, IN- = 0V		-10	+2.7	+10	
Input Current	I <sub>IN+</sub> , I <sub>IN-</sub>	IN+ = 0V, I	IN+ = 0V, IN- = 3.6V		+2.7	+10	μA
Power Off Input Current	lus lus	$V_{CC} = 0V,$	IN+ = 3.6V, IN- = 0V	-10	+2.7	+10	μA
Power-Off Input Current	I <sub>IN+</sub> , I <sub>IN-</sub>	Figure 1	IN+ = 0V, IN- = 3.6V	-10	+2.7	+10	
LVDS OUTPUT							
Differential Output Voltage	VOD	Figure 2		250	360	450	mV
Differential Output Voltage	$\Delta V_{OD}$	Figure 2			0.008	25	mV
Offset (Common-Mode) Voltage	Vos	Figure 2		1.125	1.25	1.375	V
Change in V <sub>OS</sub> for Complementary Output States	$\Delta V_{OS}$	Figure 2			0.005	25	mV
Output High Voltage	Voh				1.44	1.6	V
Output Low Voltage	Vol			0.9	1.08		V
Differential Output Voltage	V <sub>OD+</sub>	IN+, IN- op	en	+250	+360	+450	mV
Power-Off Output Leakage			OUT+ = 3.6V, other output open	-10	+0.02	+10	μA
Current		VCC = 0V	OUT- = 3.6V, other output open	-10	+0.02	+10	
Differential Output Resistance	RODIFF	$V_{CC} = 3.6V \text{ or } 0V$		100	260	400	Ω
Output Chart Ourrept		$V_{ID} = 50mV$ , OUT+ = GND $V_{ID} = -50mV$ , OUT- = GND			-5	-15	
Output Short Current	ISC				-5	-15	mA
POWER SUPPLY							
Supply Current	ICC				10	15	mA

#### **AC ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 3.0V \text{ to } 3.6V, R_L = 100\Omega \pm 1\%, C_L = 10pF, |V_{ID}| = 0.15V \text{ to } V_{CC}, V_{CM} = |V_{ID} / 2| \text{ to } V_{CC} - |V_{ID} / 2|, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ otherwise noted. Typical values are at  $V_{CC} = 3.3V, T_A = +25^{\circ}C.$  (Notes 3, 4, 5) (Figures 3, 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Differential Propagation Delay High to Low	<sup>t</sup> PHLD		1.3	2.0	2.8	ns
Differential Propagation Delay Low to High	<sup>t</sup> PLHD		1.3	2.0	2.8	ns
Added Deterministic Jitter	t <sub>DJ</sub>	400Mbps 2 <sup>23</sup> - 1 PRBS data pattern (Notes 6, 11)		23	100	psp-p
Added Random Jitter	t <sub>RJ</sub>	f <sub>IN</sub> = 200MHz (Notes 7, 11)		0.6	2.9	ps <sub>RMS</sub>
Differential Part-to-Part Skew	tSKPP1	(Note 8)		0.16	0.6	ns
Differential Part-to-Part Skew	tSKPP2	(Note 9)			1.5	ns
Switching Supply Current	Iccsw			12.2	18	mA
Rise Time	ttlh		0.5	0.67	1.0	ns
Fall Time	tthl		0.5	0.66	1.0	ns
Input Frequency	fMAX	(Note 10)	200			MHz

**Note 1:** All devices are 100% tested at  $T_A = +25$ °C. Limits over temperature are guaranteed by design and characterization.

Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except  $V_{TH}$ ,  $V_{TL}$ ,  $V_{OD}$ , and  $\Delta V_{OD}$ .

**Note 3:** Guaranteed by design and characterization.

**Note 4:** Signal generator output (unless otherwise noted): frequency = 200MHz, 50% duty cycle,  $R_0 = 50\Omega$ ,  $t_R = 1.5ns$ , and  $t_F = 1.5ns$  (0% to 100%).

Note 5: CL includes scope probe and test jig capacitance.

Note 6: Signal generator output for t<sub>DJ</sub>: V<sub>OD</sub> = 150mV, V<sub>OS</sub> = 1.2V, t<sub>DJ</sub> includes pulse (duty cycle) skew.

**Note 7:** Signal generator output for  $t_{RJ}$ :  $V_{OD} = 150 \text{mV}$ ,  $V_{OS} = 1.2 \text{V}$ .


**Note 8:** t<sub>SKPP1</sub> is the magnitude difference of any differential propagation delays between devices operating over rated conditions at the same supply voltage, input common-mode voltage, and ambient temperature.

**Note 9:** t<sub>SKPP2</sub> is the magnitude difference of any differential propagation delays between devices operating over rated conditions. **Note 10:** Device meets V<sub>OD</sub> DC specifications and AC specifications while operating at f<sub>MAX</sub>.

Note 11: Jitter added to the input signal.

#### **Typical Operating Characteristics**


 $(V_{CC} = 3.3V, R_L = 100\Omega \pm 1\%, C_L = 10pF, |V_{ID}| = 0.2V, V_{CM} = 1.2V, T_A = +25^{\circ}C$ , unless otherwise noted. Signal generator output: frequency = 200MHz, 50% duty cycle,  $R_0 = 50\Omega$ ,  $t_R = 1.5ns$ , and  $t_F = 1.5ns$  (0% to 100%), unless otherwise noted.)




4

#### **Typical Operating Characteristics (continued)**

 $(V_{CC} = 3.3V, R_L = 100\Omega \pm 1\%, C_L = 10pF, |V_{ID}| = 0.2V, V_{CM} = 1.2V, T_A = +25^{\circ}C$ , unless otherwise noted. Signal generator output: frequency = 200MHz, 50% duty cycle,  $R_O = 50\Omega$ ,  $t_R = 1.5ns$ , and  $t_F = 1.5ns$  (0% to 100%), unless otherwise noted.)





#### Pin Description

PIN	NAME	FUNCTION
1	OUT-	Inverting LVDS Output
2	GND	Ground
3	IN-	Inverting LVPECL-Compatible Input
4	IN+	Noninverting LVPECL-Compatible Input
5	Vcc	Power Supply. Bypass $V_{CC}$ to GND with a 0.01µF ceramic capacitor.
6	OUT+	Noninverting LVDS Output

#### Table 1. Function Table (Figure 2)

INPUT, V <sub>ID</sub>	OUTPUT, V <sub>OD</sub>
<u>&gt;</u> 50mV	High
<u>&lt;</u> -50mV	Low
$50 \text{mV} > \text{V}_{\text{D}} > -50 \text{mV}$	Indeterminate
Open	High

Note:  $V_{ID} = (IN+ - IN-), V_{OD} = (OUT+ - OUT-)$ High = 450mV ≥  $V_{OD} ≥ 250mV$ Low = -250mV ≥  $V_{OD} ≥ -450mV$ 

#### **Detailed Description**

The LVDS interface standard is a signaling method intended for point-to-point communication over a controlled-impedance medium, as defined by the ANSI/ TIA/EIA-644 and IEEE 1596.3 standards. The LVDS standard uses a lower voltage swing than other common communication standards, achieving higher data rates with reduced power consumption while reducing EMI emissions and system susceptibility to noise.

The MAX9181 is a 400Mbps LVDS translator intended for high-speed, point-to-point, low-power applications. The MAX9181 accepts differential LVPECL inputs and produces an LVDS output. The input voltage range includes signals from GND up to V<sub>CC</sub>, allowing interoperation with 3.3V LVPECL devices.

The MAX9181 provides a high output when the inputs are open. See Table 1.

#### **Applications Information**

#### Supply Bypassing

Bypass V<sub>CC</sub> with a high-frequency surface-mount ceramic  $0.01\mu$ F capacitor as close to the device as possible.

#### **Differential Traces**

Input and output trace characteristics affect the performance of the MAX9181. Use controlled-impedance differential traces. Ensure that noise couples as common mode by running the traces within a differential pair close together.

Maintain the distance within a differential pair to avoid discontinuities in differential impedance. Avoid 90° turns and minimize the number of vias to further prevent impedance discontinuities.

#### **Cables and Connectors**

The LVDS standards define signal levels for interconnect with a differential characteristic impedance and termination of  $100\Omega$ . Interconnects with a characteristic impedance and termination of  $90\Omega$  to  $132\Omega$  impedance are allowed, but produce different signal levels (see *Termination*).

LVPECL signals are typically specified for  $50\Omega$  singleended characteristic impedance interconnect terminated through  $50\Omega$  to V<sub>CC</sub> - 2V.

Use cables and connectors that have matched differential impedance to minimize impedance discontinuities.

#### **Termination**

For point-to-point LVDS links, the termination resistor should be located at the LVDS receiver input and

match the differential characteristic impedance of the transmission line.

Each line of a differential LVPECL link should be terminated through 50  $\!\Omega$  to V\_{CC} - 2V or be replaced by the Thevinin equivalent.

The LVDS output voltage level depends upon the differential characteristic impedance of the interconnect and the value of the termination resistance. The MAX9181 is guaranteed to produce LVDS output levels into 100 $\Omega$ . With the typical 3.6mA output current, the MAX9181 produces an output voltage of 360mV when driving a 100 $\Omega$ transmission line terminated with a 100 $\Omega$  termination resistor (3.6mA × 100 $\Omega$  = 360mV). For typical output levels with different loads, see the Differential Output Voltage vs. Load Resistor curve in the *Typical Operating Characterics*.

#### **Chip Information**

TRANSISTOR COUNT: 401 PROCESS: CMOS




Figure 1. LVPECL Input Bias




Figure 2. DC Load Test Circuit

#### $V_{CM} = ((IN+) + (IN-))/2$ IN-OV (DIFFERENTIAL) OV (DIFFERENTIAL) VID IN+ t<sub>PLHD</sub> **t**PHLD OUT-OV (DIFFERENTIAL) OV (DIFFERENTIAL) OUT+ - 80% 80% OV (DIFFERENTIAL) OV (DIFFERENTIAL) 20% 20% $V_{DIFF} = (OUT+) - (OUT-)$ $V_{\text{DIFF}}$ 🗕 tilh 🗲 🗕 tthl 🗲

Figure 4. Transition Time and Propagation Delay Timing Diagram

#### Test Circuits and Timing Diagrams





Figure 3. Transition Time and Propagation Delay Test Circuit

**MAX9181** 

#### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Printed USA

#### \_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2004 Maxim Integrated Products

8

is a registered trademark of Maxim Integrated Products.